自己编译的uboot,烧录进去之后打印下面的log,像是编译器不对,但是对比官方下载的固件,又像是烧录位置不对。 编译过程描述: SDK刚解压出来的时候,编译UBOOT报错编译器找不到,后来将u-boot文件夹中的make.sh修改了编译器路径,可以正常编译了 SDK中的编译器路径 Linux_SDK/rk3588/prebuilts/gcc/linux-x86/aarch64/gcc-arm-10.3-2021.07-x86_64-aarch64-none-linux-gnu/bin 下面是make.sh编译的修改的两处 line 16 #CROSS_COMPILE_ARM64=../prebuilts/gcc/linux-x86/aarch64/gcc-linaro-6.3.1-2017.05-x86_64_aarch64-linux-gnu/bin/aarch64-linux-gnu-CROSS_COMPILE_ARM64=../prebuilts/gcc/linux-x86/aarch64/gcc-arm-10.3-2021.07-x86_64-aarch64-none-linux-gnu/bin/aarch64-none-linux-gnu- 和 line271 #CROSS_COMPILE_ARM64=$(cd `dirname ${CROSS_COMPILE_ARM64}`; pwd)"/aarch64-linux-gnu-" CROSS_COMPILE_ARM64=$(cd `dirname ${CROSS_COMPILE_ARM64}`; pwd)"/aarch64-none-linux-gnu-" 启动失败的打印log: /DDR Version V1.06 20220224 LPDDR4X, 2112MHz channel[0] BW=16 Col=10 Bk=8 CS0 Row=17 CS1 Row=17 CS=2 Die BW=16 Size=4096MB channel[1] BW=16 Col=10 Bk=8 CS0 Row=17 CS1 Row=17 CS=2 Die BW=16 Size=4096MB channel[2] BW=16 Col=10 Bk=8 CS0 Row=17 CS1 Row=17 CS=2 Die BW=16 Size=4096MB channel[3] BW=16 Col=10 Bk=8 CS0 Row=17 CS1 Row=17 CS=2 Die BW=16 Size=4096MB change to F1: 528MHz change to F2: 1068MHz change to F3: 1560MHz change to F0: 2112MHz out U-Boot SPL board init U-Boot SPL 2017.09-gbdb740d4da-220216 #cjh (Feb 24 2022 - 03:15:33) Failed to set cpub01 Failed to set cpub23 unknown raw ID phN unrecognized JEDEC id bytes: 00, 00, 00 Trying to boot from MMC2 MMC: no card present mmc_init: -123, time 0 spl: mmc init failed with error: -123 Trying to boot from MMC1 Trying fit image at 0x4000 sector ## Verified-boot: 0 ## Checking uboot 0x00200000 ... sha256(96bfd824a9...) + OK ## Checking fdt 0x00340cf8 ... sha256(c07f4a4d71...) + OK ## Checking optee 0x08400000 ... sha256(603cfbd25d...) + OK Jumping to U-Boot(0x00200000) 启动成功的打印 DDR Version V1.06 20220224 LPDDR4X, 2112MHz channel[0] BW=16 Col=10 Bk=8 CS0 Row=17 CS1 Row=17 CS=2 Die BW=16 Size=4096MB channel[1] BW=16 Col=10 Bk=8 CS0 Row=17 CS1 Row=17 CS=2 Die BW=16 Size=4096MB channel[2] BW=16 Col=10 Bk=8 CS0 Row=17 CS1 Row=17 CS=2 Die BW=16 Size=4096MB channel[3] BW=16 Col=10 Bk=8 CS0 Row=17 CS1 Row=17 CS=2 Die BW=16 Size=4096MB change to F1: 528MHz change to F2: 1068MHz change to F3: 1560MHz change to F0: 2112MHz out Boot1 Release Time: Mar 4 2022 16:17:33, version: 1.08 Emmc IO init. Emmc IO init. mmc_set_bus_width: 1 SetEmmcClk: 375000, 2, 64 SetEmmcClk: 375000, 2, 64 mmc_set_bus_width: 8 SetEmmcClk: 200000000, 0, 3 Enable PHY CLK: 200000000, timing: 9 SdmmcInit=2 0 BootCapSize=100000 UserCapSize=119276MB FwPartOffset=2000 , 100000 UsbBoot ...53536 powerOn 53793 SoftReset, 2518245 us DDR Version V1.06 20220224 LPDDR4X, 2112MHz channel[0] BW=16 Col=10 Bk=8 CS0 Row=17 CS1 Row=17 CS=2 Die BW=16 Size=4096MB channel[1] BW=16 Col=10 Bk=8 CS0 Row=17 CS1 Row=17 CS=2 Die BW=16 Size=4096MB channel[2] BW=16 Col=10 Bk=8 CS0 Row=17 CS1 Row=17 CS=2 Die BW=16 Size=4096MB channel[3] BW=16 Col=10 Bk=8 CS0 Row=17 CS1 Row=17 CS=2 Die BW=16 Size=4096MB change to F1: 528MHz change to F2: 1068MHz change to F3: 1560MHz change to F0: 2112MHz out U-Boot SPL board init U-Boot SPL 2017.09-gbdb740d4da-220216 #cjh (Feb 24 2022 - 03:15:33) Failed to set cpub01 Failed to set cpub23 unknown raw ID phN unrecognized JEDEC id bytes: 00, 00, 00 Trying to boot from MMC2 MMC: no card present mmc_init: -123, time 0 spl: mmc init failed with error: -123 Trying to boot from MMC1 Trying fit image at 0x4000 sector ## Verified-boot: 0 ## Checking atf-1 0x00040000 ... sha256(4e081b1b07...) + OK ## Checking uboot 0x00200000 ... sha256(15b8710b84...) + OK ## Checking fdt 0x00340ce8 ... sha256(c07f4a4d71...) + OK ## Checking atf-2 0x000f0000 ... sha256(6a00298af8...) + OK ## Checking atf-3 0xff100000 ... sha256(19762d10e3...) + OK ## Checking atf-4 0xff009000 ... sha256(2301cf73be...) + OK ## Checking optee 0x08400000 ... sha256(603cfbd25d...) + OK Jumping to U-Boot(0x00200000) via ARM Trusted Firmware(0x00040000) Total: 86.269 ms INFO: Preloader serial: 2 NOTICE: BL31: v2.3():v2.3-331-g7380d9813:derrick.huang NOTICE: BL31: Built : 19:33:36, Mar 24 2022 INFO: timer_hp_init no valid 32k timer source, use normal mode INFO: GICv3 without legacy support detected. INFO: ARM GICv3 driver initialized in EL3 INFO: system boots from cpu-hwid-0 INFO: idle_st=0x21fff, pd_st=0x11fff9 INFO: dfs DDR fsp_params[0].freq_mhz= 2112MHz INFO: dfs DDR fsp_params[1].freq_mhz= 528MHz INFO: dfs DDR fsp_params[2].freq_mhz= 1068MHz INFO: dfs DDR fsp_params[3].freq_mhz= 1560MHz INFO: BL31: Initialising Exception Handling Framework INFO: BL31: Initializing runtime services INFO: BL31: Initializing BL32 INFO: hdmirx_handler: dma not on, ret I/TC: I/TC: OP-TEE version: 3.13.0-639-g8e053a881-dev #hisping.lin (gcc version 10.2.1 20201103 (GNU Toolchain for the A-profile Architecture 10.2-2020.11 (arm-10.16))) #2 Mon Mar 14 09:09:01 CST 2022 aarch64 I/TC: Primary CPU initializing I/TC: Primary CPU switching to normal world boot INFO: BL31: Preparing for EL3 exit to normal world INFO: Entry point address = 0x200000 INFO: SPSR = 0x3c9 |
欢迎光临 Firefly开源社区 (https://dev.t-firefly.com/) | Powered by Discuz! X3.1 |