|
|
发表于 2021-1-29 15:48:45
只看该作者
沙发
DDR Version 1.20 20190314
In
soft reset
SRX
channel 0
CS = 0
MR0=0x98
MR4=0x1
MR5=0xFF
MR8=0x8
MR12=0x72
MR14=0x72
MR18=0x0
MR19=0x0
MR24=0x8
MR25=0x0
CS = 1
MR0=0x18
MR4=0x1
MR5=0xFF
MR8=0x8
MR12=0x72
MR14=0x72
MR18=0x0
MR19=0x0
MR24=0x8
MR25=0xFF
channel 1
CS = 0
MR0=0x98
MR4=0x1
MR5=0xFF
MR8=0x8
MR12=0x72
MR14=0x72
MR18=0x0
MR19=0x0
MR24=0x8
MR25=0x0
CS = 1
MR0=0x18
MR4=0x3
MR5=0xFF
MR8=0x8
MR12=0x72
MR14=0x72
MR18=0x0
MR19=0x0
MR24=0x8
MR25=0xFF
channel 0 training pass!
channel 1 training pass!
change freq to 400MHz 0,1
channel 0
CS = 0
MR0=0x98
MR4=0x1
MR5=0xFF
MR8=0x8
MR12=0x72
MR14=0x72
MR18=0x0
MR19=0x0
MR24=0x8
MR25=0x0
CS = 1
MR0=0x18
MR4=0x1
MR5=0xFF
MR8=0x8
MR12=0x72
MR14=0x72
MR18=0x0
MR19=0x0
MR24=0x8
MR25=0xFF
channel 1
CS = 0
MR0=0x98
MR4=0x1
MR5=0xFF
MR8=0x8
MR12=0x72
MR14=0x72
MR18=0x0
MR19=0x0
MR24=0x8
MR25=0x0
CS = 1
MR0=0x18
MR4=0x82
MR5=0xFF
MR8=0x8
MR12=0x72
MR14=0x72
MR18=0x0
MR19=0x0
MR24=0x8
MR25=0xFF
channel 0 training pass!
channel 1 training pass!
change freq to 800MHz 1,0
Channel 0: LPDDR4,800MHz
Bus Width=32 Col=10 Bank=8 Row=15/15 CS=2 Die Bus-Width=16 Size=2048MB
Channel 1: LPDDR4,800MHz
Bus Width=32 Col=10 Bank=8 Row=15/15 CS=2 Die Bus-Width=16 Size=2048MB
256B stride
ch 0 ddrconfig = 0x101, ddrsize = 0x2020
ch 1 ddrconfig = 0x101, ddrsize = 0x2020
pmugrf_os_reg[2] = 0x3AA1FAA1, stride = 0xD
OUT
Boot1: 2019-03-14, version: 1.19
CPUId = 0x0
ChipType = 0x10, 314
SdmmcInit=2 0
BootCapSize=100000
UserCapSize=14910MB
FwPartOffset=2000 , 100000
mmc0:cmd8,20
mmc0:cmd5,20
mmc0:cmd55,20
mmc0:cmd1,20
mmc0:cmd8,20
mmc0:cmd5,20
mmc0:cmd55,20
mmc0:cmd1,20
mmc0:cmd8,20
mmc0:cmd5,20
mmc0:cmd55,20
mmc0:cmd1,20
SdmmcInit=0 1
StorageInit ok = 68726
SecureMode = 0
SecureInit read PBA: 0x4
SecureInit read PBA: 0x404
SecureInit read PBA: 0x804
SecureInit read PBA: 0xc04
SecureInit read PBA: 0x1004
SecureInit read PBA: 0x1404
SecureInit read PBA: 0x1804
SecureInit read PBA: 0x1c04
SecureInit ret = 0, SecureMode = 0
atags_set_bootdev: ret:(0)
GPT part: 0, name: uboot, start:0x4000, size:0x2000
GPT part: 1, name: trust, start:0x6000, size:0x2000
GPT part: 2, name: misc, start:0x8000, size:0x2000
GPT part: 3, name: dtb, start:0xa000, size:0x2000
GPT part: 4, name: dtbo, start:0xc000, size:0x2000
GPT part: 5, name: vbmeta, start:0xe000, size:0x800
GPT part: 6, name: boot, start:0xe800, size:0x10000
GPT part: 7, name: recovery, start:0x1e800, size:0x20000
GPT part: 8, name: backup, start:0x3e800, size:0x38000
GPT part: 9, name: security, start:0x76800, size:0x2000
GPT part: 10, name: cache, start:0x78800, size:0x100000
GPT part: 11, name: system, start:0x178800, size:0x500000
GPT part: 12, name: metadata, start:0x678800, size:0x8000
GPT part: 13, name: vendor, start:0x680800, size:0x100000
GPT part: 14, name: oem, start:0x780800, size:0x100000
GPT part: 15, name: frp, start:0x880800, size:0x400
GPT part: 16, name: userdata, start:0x880c00, size:0x149e3df
find part:uboot OK. first_lba:0x4000.
find part:trust OK. first_lba:0x6000.
LoadTrust Addr:0x6000
No find bl30.bin
Load uboot, ReadLba = 4000
Load OK, addr=0x200000, size=0xb7eec
RunBL31 0x10000
NOTICE: BL31: v1.3(debug):370ab80
NOTICE: BL31: Built : 09:23:41, Mar 4 2019
NOTICE: BL31: Rockchip release version: v1.1
INFO: GICv3 with legacy support detected. ARM GICV3 driver initialized in EL3
INFO: Using opteed sec cpu_context!
INFO: boot cpu mask: 0
INFO: plat_rockchip_pmu_init(1181): pd status 3e
INFO: BL31: Initializing runtime services
INFO: BL31: Initializing BL32
INF [0x0] TEE-CORE:init_primary_helper:337: Initializing (1.1.0-195-g8f090d20 #6 Fri Dec 7 06:11:20 UTC 2018 aarch64)
INF [0x0] TEE-CORE:init_primary_helper:338: Release version: 1.2
INF [0x0] TEE-CORE:init_teecore:83: teecore inits done
INFO: BL31: Preparing for EL3 exit to normal world
INFO: Entry point address = 0x200000
INFO: SPSR = 0x3c9
initcall: 0000000000214118
initcall: 000000000027389c
initcall: 000000000021c70c
initcall: 0000000000214108
initcall: 00000000002143e4
initcall: 00000000002141f8
initcall: 0000000000205068
initcall: 0000000000214408
initcall: 00000000002143dc
initcall: 0000000000214200
initcall: 000000000027619c
initcall: 0000000000255278
initcall: 0000000000214388
initcall: 000000000024215c
serial_init
initcall: 0000000000214768
Model: Rockchip RK3399 Evaluation Board
initcall: 00000000002142e8
PreSerial: 2
initcall: 0000000000214368
DRAM: initcall: 000000000020501c
initcall: 000000000021449c
initcall: 0000000000214138
initcall: 0000000000214208
initcall: 0000000000214410
initcall: 0000000000214418
initcall: 000000000021414c
initcall: 0000000000214178
initcall: 0000000000214320
initcall: 0000000000214420
initcall: 0000000000214194
initcall: 00000000002141b0
initcall: 0000000000214428
initcall: 0000000000214400
initcall: 00000000002144e4
initcall: 0000000000205004
initcall: 0000000000214444
3.8 GiB
initcall: 000000000025ea5c
Sysmem: init
initcall: 0000000000214430
initcall: 0000000000214254
initcall: 0000000000214438
initcall: 0000000000214298
Relocation Offset is: f7cfd000
board_init_r
initcall: 00000000f7f116f4
initcall: 00000000f7f11534
initcall: 00000000002146dc (relocated to 00000000f7f116dc)
initcall: 000000000021454c (relocated to 00000000f7f1154c)
initcall: 0000000000214588 (relocated to 00000000f7f11588)
initcall: 00000000002146fc (relocated to 00000000f7f116fc)
initcall: 00000000002146b4 (relocated to 00000000f7f116b4)
initcall: 000000000025f414 (relocated to 00000000f7f5c414)
initcall: 000000000025ec04 (relocated to 00000000f7f5bc04)
initcall: 0000000000214110 (relocated to 00000000f7f11110)
initcall: 0000000000214698 (relocated to 00000000f7f11698)
initcall: 0000000000214704 (relocated to 00000000f7f11704)
initcall: 000000000021452c (relocated to 00000000f7f1152c)
initcall: 0000000000231830 (relocated to 00000000f7f2e830)
initcall: 0000000000214680 (relocated to 00000000f7f11680)
initcall: 000000000020311c (relocated to 00000000f7f0011c)
Enable rockchip debugger
initcall: 0000000000214674 (relocated to 00000000f7f11674)
initcall: 0000000000214660 (relocated to 00000000f7f11660)
initcall: 0000000000214644 (relocated to 00000000f7f11644)
Using default environment
initcall: 0000000000203070 (relocated to 00000000f7f00070)
dwmmc@fe320000: 1, sdhci@fe330000: 0
Bootdev(atags): mmc 0
PartType: EFI
boot mode: recovery
Load FDT from recovery part
DTB: rk-kernel.dtb
select_boot_device_dtbo_id: boot device = 6:0
rk8xx_bind: 'pmic@1b' - found regulators subnode
pmic_bind_children for 'pmic@1b' at node offset: -336554784
* Found child node: 'DCDC_REG1'
- compatible prefix: 'DCDC'
- found child driver: 'rk8xx_buck'
- bound child device: 'DCDC_REG1'
- set 'child->driver_data': 1
* Found child node: 'DCDC_REG2'
- compatible prefix: 'DCDC'
- found child driver: 'rk8xx_buck'
- bound child device: 'DCDC_REG2'
- set 'child->driver_data': 2
* Found child node: 'DCDC_REG3'
- compatible prefix: 'DCDC'
- found child driver: 'rk8xx_buck'
- bound child device: 'DCDC_REG3'
- set 'child->driver_data': 3
* Found child node: 'DCDC_REG4'
- compatible prefix: 'DCDC'
- found child driver: 'rk8xx_buck'
- bound child device: 'DCDC_REG4'
- set 'child->driver_data': 4
* Found child node: 'LDO_REG1'
- compatible prefix: 'DCDC'
- compatible prefix: 'LDO'
- found child driver: 'rk8xx_ldo'
- bound child device: 'LDO_REG1'
- set 'child->driver_data': 1
* Found child node: 'LDO_REG2'
- compatible prefix: 'DCDC'
- compatible prefix: 'LDO'
- found child driver: 'rk8xx_ldo'
- bound child device: 'LDO_REG2'
- set 'child->driver_data': 2
* Found child node: 'LDO_REG3'
- compatible prefix: 'DCDC'
- compatible prefix: 'LDO'
- found child driver: 'rk8xx_ldo'
- bound child device: 'LDO_REG3'
- set 'child->driver_data': 3
* Found child node: 'LDO_REG4'
- compatible prefix: 'DCDC'
- compatible prefix: 'LDO'
- found child driver: 'rk8xx_ldo'
- bound child device: 'LDO_REG4'
- set 'child->driver_data': 4
* Found child node: 'LDO_REG5'
- compatible prefix: 'DCDC'
- compatible prefix: 'LDO'
- found child driver: 'rk8xx_ldo'
- bound child device: 'LDO_REG5'
- set 'child->driver_data': 5
* Found child node: 'LDO_REG6'
- compatible prefix: 'DCDC'
- compatible prefix: 'LDO'
- found child driver: 'rk8xx_ldo'
- bound child device: 'LDO_REG6'
- set 'child->driver_data': 6
* Found child node: 'LDO_REG7'
- compatible prefix: 'DCDC'
- compatible prefix: 'LDO'
- found child driver: 'rk8xx_ldo'
- bound child device: 'LDO_REG7'
- set 'child->driver_data': 7
* Found child node: 'LDO_REG8'
- compatible prefix: 'DCDC'
- compatible prefix: 'LDO'
- found child driver: 'rk8xx_ldo'
- bound child device: 'LDO_REG8'
- set 'child->driver_data': 8
* Found child node: 'SWITCH_REG1'
- compatible prefix: 'DCDC'
- compatible prefix: 'LDO'
- compatible prefix: 'SWITCH'
- found child driver: 'rk8xx_switch'
- bound child device: 'SWITCH_REG1'
- set 'child->driver_data': 1
* Found child node: 'SWITCH_REG2'
- compatible prefix: 'DCDC'
- compatible prefix: 'LDO'
- compatible prefix: 'SWITCH'
- found child driver: 'rk8xx_switch'
- bound child device: 'SWITCH_REG2'
- set 'child->driver_data': 2
Bound: 14 children for PMIC: 'pmic@1b'
pmic_bind_children for 'pmic@1b' at node offset: -336554784
* Found child node: 'regulators'
- compatible prefix: 'pwrkey'
- compatible prefix not found
Bound: 0 children for PMIC: 'pmic@1b'
rk8xx_bind: pmic@1b - no child found
pmic_bind_children for 'pmic@1b' at node offset: -336554784
* Found child node: 'regulators'
- compatible prefix: 'rtc'
- compatible prefix not found
Bound: 0 children for PMIC: 'pmic@1b'
rk8xx_bind: pmic@1b - no child found
pmic_bind_children for 'pmic@1b' at node offset: -336554784
* Found child node: 'regulators'
- compatible prefix: 'battery'
- compatible prefix: 'battery'
- compatible prefix: 'battery'
- compatible prefix not found
Bound: 0 children for PMIC: 'pmic@1b'
rk8xx_bind: pmic@1b - no child found
pmic_bind_children for 'pmic@1b' at node offset: -336554784
* Found child node: 'regulators'
- compatible prefix: 'codec'
- compatible prefix not found
Bound: 0 children for PMIC: 'pmic@1b'
rk8xx_bind: pmic@1b - no child found
I2c speed: 400000Hz
PMIC1111111111111: RK808
pmic_reg_read: reg=2e, value=1, ret=0
pmic_reg_write: reg=2e, value=11, ret=0
pmic_reg_read: reg=2f, value=f, ret=0
vdd_center 900000 uV
pmic_reg_read: reg=90, value=55, ret=0
pmic_reg_write: reg=90, value=57, ret=0
pmic_reg_read: reg=23, value=2f, ret=0
pmic_reg_write: reg=23, value=2f, ret=0
pmic_reg_read: reg=32, value=1, ret=0
pmic_reg_write: reg=32, value=11, ret=0
pmic_reg_read: reg=33, value=f, ret=0
vdd_cpu_l 900000 uV
pmic_reg_read: reg=90, value=57, ret=0
pmic_reg_write: reg=90, value=5f, ret=0
pmic_reg_read: reg=23, value=2f, ret=0
pmic_reg_write: reg=23, value=2f, ret=0
pmic_reg_read: reg=90, value=5f, ret=0
pmic_reg_write: reg=90, value=7f, ret=0
pmic_reg_read: reg=23, value=2f, ret=0
pmic_reg_write: reg=23, value=2f, ret=0
pmic_reg_read: reg=38, value=0, ret=0
pmic_reg_write: reg=38, value=0, ret=0
pmic_reg_read: reg=90, value=7f, ret=0
pmic_reg_write: reg=90, value=ff, ret=0
pmic_reg_read: reg=23, value=2f, ret=0
pmic_reg_write: reg=23, value=2f, ret=0
pmic_reg_read: reg=3b, value=0, ret=0
pmic_reg_write: reg=3b, value=0, ret=0
pmic_reg_read: reg=24, value=ac, ret=0
pmic_reg_write: reg=24, value=ad, ret=0
pmic_reg_read: reg=3d, value=0, ret=0
pmic_reg_write: reg=3d, value=0, ret=0
pmic_reg_read: reg=24, value=ad, ret=0
pmic_reg_write: reg=24, value=af, ret=0
pmic_reg_read: reg=3f, value=a, ret=0
pmic_reg_write: reg=3f, value=a, ret=0
pmic_reg_read: reg=24, value=af, ret=0
pmic_reg_write: reg=24, value=af, ret=0
pmic_reg_read: reg=24, value=af, ret=0
pmic_reg_write: reg=24, value=af, ret=0
pmic_reg_read: reg=43, value=0, ret=0
pmic_reg_write: reg=43, value=c, ret=0
pmic_reg_read: reg=24, value=af, ret=0
pmic_reg_write: reg=24, value=bf, ret=0
pmic_reg_read: reg=45, value=7, ret=0
pmic_reg_write: reg=45, value=7, ret=0
pmic_reg_read: reg=24, value=bf, ret=0
pmic_reg_write: reg=24, value=bf, ret=0
pmic_reg_read: reg=47, value=0, ret=0
pmic_reg_write: reg=47, value=1, ret=0
pmic_reg_read: reg=24, value=bf, ret=0
pmic_reg_write: reg=24, value=ff, ret=0
pmic_reg_read: reg=49, value=c, ret=0
pmic_reg_write: reg=49, value=c, ret=0
pmic_reg_read: reg=24, value=ff, ret=0
pmic_reg_write: reg=24, value=ff, ret=0
pmic_reg_read: reg=23, value=2f, ret=0
pmic_reg_write: reg=23, value=2f, ret=0
pmic_reg_read: reg=23, value=2f, ret=0
pmic_reg_write: reg=23, value=6f, ret=0
vdd_log 900000 uV
initcall: 00000000002218e4 (relocated to 00000000f7f1e8e4)
initcall: 000000000021462c (relocated to 00
|
|
